High-Speed Signal Integrity & Power Integrity Validation Engineer
|  Advanced Micro Devices, Inc. | |
|  $221,360.00/Yr.-$332,040.00/Yr. | |
|   United States, California, Santa Clara  | |
|   2485 Augustine Drive (Show on map) | |
|  Oct 29, 2025 | |
| WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. THE ROLE: Join AMD's cutting-edge hardware engineering organization focused on validating and optimizing next-generation high-speed interconnects that power AI, data center, and networking platforms. As a key member of this cross-functional validation team, you will drive the characterization, measurement, and optimization of industry-leading technologies such as PCIe Gen6/7 and Ethernet 224G per lane. You will work hands-on in a world-class lab environment equipped with advanced test and measurement tools, collaborating closely with silicon design, packaging, and platform teams to ensure exceptional end-to-end signal and power integrity performance. This is an opportunity to innovate at the forefront of electrical and optical interconnect evolution - shaping the next generation of 400G+ solutions that define the future of computing performance and efficiency. THE PERSON: The ideal candidate is a detail-oriented engineer with a deep curiosity about how signals behave at the fastest speeds possible. You thrive in a collaborative, multidisciplinary setting, and you're comfortable bridging theory with hands-on lab validation. You communicate technical findings clearly, enjoy problem-solving complex hardware challenges, and are proactive in driving continuous improvement across design and validation cycles. KEY RESPONSIBILITIES: * Plan and execute SI/PI validation for next-generation interconnects (PCIe Gen6/7, 224G Ethernet, optical/copper channels) PREFERRED EXPERIENCE: * Strong background in high-speed SI/PI validation, characterization, or simulation ACADEMIC CREDENTIALS: * M.S. or Ph.D. in Electrical Engineering, Computer Engineering, or a related technical discipline preferred LOCATION: Santa Clara, California #LI-CS1 #LI-Hyrbid Benefits offered are described: AMD benefits at a glance. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process. | |
 
                             
   
  
 